Switching Regulator With Optimized Switch Node Rise Time
Granted: March 14, 2013
Application Number:
20130063186
A driver circuit for controlling a high-side power switch of a switching regulator includes: a logic circuit configured to generate a gate control signal for turning on the power switch; a diode having coupled to a first power supply voltage; a capacitor having a first electrode coupled to the cathode of the diode and a second electrode coupled to the switching output voltage; and a delay circuit configured to receive the gate control signal and to generate a delayed gate control signal.…
Multi-Phase Power Block For a Switching Regulator for use with a Single-Phase PWM Controller
Granted: March 7, 2013
Application Number:
20130057239
A multi-phase power block for a switching regulator includes a phase control circuit, N power cells and a current sharing control circuit. The phase control circuit is configured to receive a single phase PWM clock signal and generate N clock signals in N phases. Each of the N power cells includes a pair of power switches, gate drivers, a control circuit receiving one of the N clock signals and generating gate drive signals for the gate drivers, and an inductor. The current sharing…
Adaptive pause time energy efficient ethernet PHY
Granted: November 15, 2012
Application Number:
20120287829
An energy efficient Ethernet physical layer (PHY) device including an EEE control module configured to generate a control signal to transition the PHY device into a low power consumption mode based an operating condition, and a pause frame generator module responsive to the control signals to generate a pause frame. The pause frame generator module is configured to send the pause frame to a media access control (MAC) device to reduce an incoming flow of data packets from the MAC device…
Polarity Independent Laser Monitor Diode Current Sensing Circuit For Optical Modules
Granted: September 6, 2012
Application Number:
20120224598
A laser bias control and monitoring circuit receives a monitor diode current on an input node and generate a bias current for a laser diode on an output node where the monitor diode current flows into (positive polarity) or out of (negative polarity) the input node. The laser bias control and monitoring circuit includes a polarity independent current sensing circuit configured to receive the monitor diode current in either positive or negative polarity and to generate a normalized output…
Single Field Zero Mask For Increased Alignment Accuracy in Field Stitching
Granted: August 9, 2012
Application Number:
20120202138
A single field photomask includes a first set of targets formed on a first side of the photomask, and a second set of targets formed on a second side of the photomask, opposite the first side. In operation, the photomask is to be applied to a wafer without any alignment marks. The photomask forms a first set of alignment marks in the wafer from the first set of targets, and the photomask further forms a second set of alignment marks in the wafer from the second set of targets. The first…
Buck-Boost Converter Using Timers for Mode Transition Control
Granted: February 9, 2012
Application Number:
20120032658
A DC-to-DC, buck-boost voltage converter includes a duty cycle controller configured to generate control signals for a buck driver configured to drive first and second buck switching transistors at a buck duty cycle and to generate control signals for a boost driver configured to drive first and second boost switching transistors at a boost duty cycle. The duty cycle controller includes at least a duty cycle timer and an offset timer where the duty cycle controller applies the duty cycle…
High Bandwidth Programmable Transmission Line Equalizer
Granted: September 22, 2011
Application Number:
20110227675
A transmission line equalizer includes multiple signal paths connected in parallel between an equalizer input signal and an output amplifier where each signal path has a network implementing a specific frequency dependent response and each signal path implements current gain amplification with one or more of the signal paths having a variable gain programmed through a time invariant, DC programming signal. Furthermore, one or more of the signal paths implements linear-to-nonlinear signal…
High Bandwidth Programmable Transmission Line Pre-Emphasis Method and Circuit
Granted: September 22, 2011
Application Number:
20110228823
A transmission line pre-emphasis circuit includes a primary signal path receiving a digital data stream and generating a primary output current indicative of the digital data stream, one or more secondary signal paths each incorporating a network implementing a specific transient response where the one or more secondary signal paths receive the digital data stream and generate secondary output currents representing one or more overshoot signals indicative of the transient response of the…
High Bandwidth Dual Programmable Transmission Line Pre-Emphasis Method and Circuit
Granted: September 22, 2011
Application Number:
20110228824
In one embodiment, a transmission line pre-emphasis circuit includes a primary signal path generating a primary differential output current indicative of a digital data stream and a secondary signal path including a pulse shaping stage incorporating a network and a scaling stage. The pre-emphasis circuit generates an overshoot pulse with variable pulse width. In another embodiment, a transmission line pre-emphasis circuit includes a primary signal path generating a primary differential…
High Bandwidth Programmable Transmission Line Pre-Emphasis Method and Circuit
Granted: September 22, 2011
Application Number:
20110228871
In one embodiment, a transmission line pre-emphasis circuit includes a primary signal path generating a primary differential output current indicative of a digital data stream and a secondary signal path including a pulse shaping stage incorporating a network and a scaling stage. The pre-emphasis circuit generates an overshoot pulse with variable pulse width. In another embodiment, a transmission line pre-emphasis circuit includes a primary signal path generating a primary differential…
METHOD AND SYSTEM FOR CONTROLLED ISOTROPIC ETCHING ON A PLURALITY OF ETCH SYSTEMS
Granted: June 23, 2011
Application Number:
20110151594
A method for forming identical isotropic etch patterns in an etch system is disclosed. The method comprises providing a wafer paddle, a wafer, a plurality of identical etch systems, utilizing identical etch recipes within each of the plurality of etch systems, providing a fixed temperature stability time FTST for each system so that the heat transfer from the paddle to the wafer is constant, wherein the FTST is the same on each of the plurality of etch systems; and utilizing the…
UNIVERSAL PINOUT FOR BOTH RECEIVER AND TRANSCEIVER WITH LOOPBACK
Granted: April 14, 2011
Application Number:
20110084724
An integrated circuit capable of dual configuration of data flow and operable in a plurality of operational modes is provided. The circuit includes eight corner pins, wherein the eight corner pins comprise a first corner pin and a second corner pin on each side of the circuit in each of four side sets, wherein a first corner pin of one side of the circuit is proximate and adjacent to a second corner pin of an adjacent side counterclockwise from the first corner pin and together…
Buck-Boost Converter With Smooth Transitions Between Modes
Granted: February 24, 2011
Application Number:
20110043172
In a buck-boost converter, the method compensates for the boost mode power switch having a minimum on-time when entering the buck-boost mode from the buck mode by immediately decreasing a duty cycle of the buck mode power switch upon entering the buck-boost mode. This prevents the inductor current from being higher at the end of the switching cycle than at the beginning of the cycle, so the output voltage stays regulated without the converter oscillating between the buck mode and the…
Field Effect Transistor With Trench-Isolated Drain
Granted: February 3, 2011
Application Number:
20110024836
A MOS transistor includes a body region of a first conductivity type, a conductive gate and a first dielectric layer, a source region of a second conductivity type formed in the body region, a heavily doped source contact diffusion region formed in the source region, a lightly doped drain region of the second conductivity type formed in the body region where the lightly doped drain region is a drift region of the MOS transistor, a heavily doped drain contact diffusion region of the…
Lateral DMOS Field Effect Transistor with Reduced Threshold Voltage and Self-Aligned Drift Region
Granted: February 3, 2011
Application Number:
20110024839
A method of forming a lateral DMOS transistor includes performing a low energy implantation using a first dopant type and being applied to the entire device area. The dopants of the low energy implantation are blocked by the conductive gate. The method further includes performing a high energy implantation using a third dopant type and being applied to the entire device area. The dopants of the high energy implantation penetrate the conductive gate and is introduced into the entire…
Buck-Boost Converter With Sample And Hold Circuit In Current Loop
Granted: December 23, 2010
Application Number:
20100320992
In an average-current mode control type buck-boost PWM converter, a sample and hold circuit is inserted in the current loop to avoid problems associated with ripple of the average inductor current demand signal. The rippling average inductor current is generated by a differential transconductance amplifier having applied to its inputs an error signal and a signal corresponding to the instantaneous current through the inductor, where the output of the amplifier is filtered. The rippling…
Ethernet Physical Layer Repeater
Granted: November 25, 2010
Application Number:
20100296519
An Ethernet repeater system has a plurality of identical repeaters which add substantially no delay. Each repeater has at least a first port and a second port connected to a medium, and a third port connected to a slave processor or a master processor. The master processor controls all communications on the medium. A receive multiplexer always applies data on the medium to the processor in the event the data is destined for the processor. A first transmit multiplexer has inputs connected…
EDGE DETECT RECEIVER CIRCUIT
Granted: October 7, 2010
Application Number:
20100253385
A digital signal detector detects digital signals by only sensing the rising and falling edges of a received digital signal and latches the logic state between the detected edges. Such edges contain very high frequencies that are much higher than the fundamental frequency of the digital signal train. A small high pass filter filters out at least the DC component and the fundamental frequency of the received digital signal. A filtered edge appears as a spike that goes either positive or…
Diode Having High Breakdown Voltage and Low on-Resistance
Granted: September 16, 2010
Application Number:
20100230774
A Schottky or PN diode is formed where a first cathode portion is an N epitaxial layer that is relatively lightly doped. An N+ buried layer is formed beneath the cathode for conducting the cathode current to a cathode contact. A more highly doped N-well is formed, as a second cathode portion, in the epitaxial layer so that the complete cathode comprises the N-well surrounded by the more lightly doped first cathode portion. An anode covers the upper areas of the first and second cathode…
Dynamic Queue Memory Allocation With Flow Control
Granted: August 12, 2010
Application Number:
20100202470
A method in an Ethernet controller for allocating memory space in a buffer memory between a transmit queue (TXQ) and a receive queue (RXQ) includes allocating initial memory space in the buffer memory to the RXQ and the TXQ; defining a RXQ high watermark and a RXQ low watermark; receiving an ingress data frame; determining if a memory usage in the RXQ exceeds the RXQ high watermark; if the RXQ high watermark is not exceeded, storing the ingress data frame in the RXQ; if the RXQ high…
